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ABSTRACT 
a * 
Development of a new type of photon-coupled switch has begun. The switch pro- 
vides a transistor output electrically isolated from the driving sources and all  other 
terminals of the switch. The device consists of a monolithic silicon integrated driver 
circuit which supplies bias to a gallium arsenide photon-emitting diode. The emitting 
diode is optically coupled to an electrically-isolated silicon phototransistor. The pro- 
gram has been divided into two phases: 
Phase I ,  design and breadboarding of the driver circuit and development 
of the gallium arsenide emitting diode- silicon phototransistor pair 
Phase II, integration of the driver circuit and prototype production of the 
complete isolation switch. 
The design and breadboarding of the driver circuit has been completed, The 
circuit uses two transistors and diode input gates which wil l  allow up to 10 inputs in the 
integrated design with a 14-lead miniature package. 
The silicon phototransistor has also been designed and diffusion masks a re  in pro- 
cess. Noise transmissibility of the transistor in the non-conductive state was shown to 
be determined by the device and circuit capacitances. 
Negligible changes in the important device parameters were exhibited for gallium 
arsenide emitting diodes, early types of emitting diode-phototransistor pair, ana diode- 
transistor integrated circuit logic gates exposed to proton radiation. 
r i\ECEDiNG PAGE GLANK NOT FILMXD. 
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SECTION I 
INTRODUCTION 
1 
Conventional integrated circuits lack an effective means of providing the trans- 
former function of electrical potential isolation. The development of high efficiency 
semiconductor photon emitting diodes has led to a practical solution. By positioning 
the emitting diode in close proximity to an appropriate photodetector, the optical cou- 
pling of the devices results in an electrical signal connection with electrical isolation. 
Efficient optical coupling between a GaAs p-n junction photon emitting diode and 
an electrically - isolated semiconductor photodetector was demonstrated in October 
1961i. In subsequentwork, GaAs emitting diodes with Si photodetectors were found to 
offer the greatest practical advantage of the available semiconductor systems, and sev- 
eral types of optoelectronic devices using this source-detector system were developed2) ’. 
These included a multiplex switch that does not use a transformer, an isolated-gate 
p - n - p- n - type switch, an isolated-input transistor, and an isolated-input pulse am- 
plifier. 
The present contract concerns the development of a photon coupled switch which 
combines a monolithic Si driver circuit fo r  a GaAs emitting diode which is optically 
coupled to a Si phototransistor. The transistor output of the device is electrically iso- 
lated from the driving sources and the other terminals of the switch, This development 
program is divided into two phases. Phase I cmsists cf the design and breadbnarciing 
of the driver circuit and the development of the emitting diode-phototransistor pair. In 
Phase 11, the driver circuit is integrated in a single Si wafer and the complete isolation 
switch is fabricated in a miniature integrated circuit package. 
This report describes the work performed during the first quarter of the contract 
under Phase I. Integration of the driver circuit during the second phase will  be made 
using the same diffusion processes as for  the isolated-input optoelectronic pulse am- 
plifier, Texas Instruments type SNX1304. Detailed characterization of this device, 
determined fo r  design of the driver circuit, is described. The design and breadboarding 
of the driver circuit has been substantially completed. Design considerations, which 
led to a two-transistor circuit, a r e  discussed. In the integrated version, ten diode 
input-gates will be provided. 
The phototransistor has also been designed and diffusion masks a re  in process. 
A s  described, the transistor utilizes an epitaxial collector region with a diffused base 
and emitter. A high-refractive-index glass bonds the GaAs emitting diode to the photo- 
1 
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transistor. An analysis of the noise transmissibility of the transistor in the non-conduc- 
tive state is presented which relates this parameter to the device and circuit capaci- 
tances. 
Data is presented f o r  a number of devices submitted for proton radiation. These 
include GaAs emitting diodes, early types of emitting diode-phototransistor pair, and 
diode transistor integrated circuit logic gates. These exhibited negligible changes in 
the important device parameters. 
2 
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SECTION 11 
TEC " I C  AL DISCUSSION 
A. DEVICE PARAMETER DATA 
The following parameter data was measured for  elements on the silicon integrated 
circuit of the SNX1304 using the temperature and current ranges expected for the 
driver circuit. The base-emitter voltage drops as a function of current at -2O"C, 25"C, 
and 100°C f o r  a number of transistors on the SNX1304 are given in Table I. For the 
same conditions, values for  an emitter current of 10 pA range as much as *5%, and for  
other values range only between *1 to *2.5%. A representative characteristic is shown 
in Figure 1. At the lower currents, the slopes follow the theoretical values of 51 
mV/current decade at -2O"C, 60 mV/decade at 25"C, and 75 mV/decade at 100°C. 
Series resistances account for deviations at the higher currents. The characteristics 
fo r  currents below 1 0  mA apply directly for all but the last transistor in the driver 
circuit. As will be discussed in a later section, the final transistor in the driver 
circuit should have about 4 times the emitter area of the transistors measured. In this 
case, the base-emitter voltage for a given emitter current is given in Figure 1 using 
1/4 of that current. 
Forward, common-emitter current gains for  the transistors at collector currents 
of 1, 7, and 30 mA at -20, 25, and 100°C are given in Table II. Current gains are sub- 
stantially greater at the highest temperature; this is of importmce for  the driver circuit 
since minimum base current also occurs at the highest temperature. 
Resistors for the SNX1304 are produced by either emitter, base, o r  collector 
diffusions. Resistance data at -2O"C, 25°C and 100°C for  several resistors made with 
each type of diffusion are given in Table 111. Two values of resistors made with the 
emitter diffusion are described in the data; the temperature coefficients are different, 
due to the effect of contact resistances. Choosing two resistors, A8 and B1, having 
average coefficients for  each group, a value for  a temperature invariant contact 
resistance can be determined. Because the coefficients are equal when a contact 
resistance R is subtracted, 
15.7 - R - 24.5 - R 
19.1 - R 30.5- R - 
- R(-20"C)-  
R(loo"C)-R 
from which 
R = 4.2 Q. 
3 
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VBE VBE VBE 
Unit IE = 10 pA 50 pA 100pA 
VBE VBE VBE VBE 
500pA 1 mA 5 mA 10mA 
0.67 
0.685 
0.67 
0.685 
' 0.685 
Q1 0.39 0.45 0.465 
0.40 
0.39 
0.40 
0.40 
0.41 
0.46 0.47 
0.45 0.465 
0.46 ' 0.475 
0.465 0.485 
0.47 0.49 
Table I. Base-emitter Voltage Drop Characteristics 
For Silicon Transistors in the SNX1304 
VBE 
40 mA 
T = -20°C 
0.695 
0.705 
0.695 
0.71 
0.70 
0.71 
0.69 
0.715 
0.725 
0.71 
0.725 
0.725 
0.73 
0.715 
0.75 
0.76 
0.75 
0.76 
0.765 
0.77 
0.755 
0.77 
0.785 
0.77 
0.78 
0.785 
0.79 
0.775 
0.82 
0.835 
0.815 
0.83 
0.835 
0.835 
0.825 
0.85 
0.87 
0.85 
0.855 
0.86 
0.865 
0.855 
Q1 
Q2 
Q3 
Q4 
Q5 
Q6 
Q7 
0.65 
0.655 
0.65 
0.655 
0.61 
0.67 
0.59 
0.95 
0.985 5 
0.95 
0.965 
0.975 
0.98 
0.96 
T = 25°C 
0.61 
0.62 
0.61 
0.62 
0.615 
0.625 
0.605 
0.69 
0.70 
0.69 
0.70 
0.71 
0.71 
0.695 
0.745 
0.76 
0.745 
0.755 
0.77 
0.77 
0.76 
0.775 
0.79 
0.775 
0.785 
0.805 
0.81 
0.79 
0.875 
0.91 
0.875 
0.89 
0.89 
0.905 
0.885 
Q1 
Q2 
Q3 
Q4 
Q5 
Q6 
Q7 
0.63 
0.64 
0.63 
0.64 
0.635 
0.64 
0.625 
0.56 
0.57 
0.56 
0.57 
0.54 
0.57 
0.51 
T = 100°C 
0.61 
0.625 
0.605 
0.62 
0.63 
0.63 
0.615 
0.645 
0.66 
0.64 
0.66 
0.665 
0.67 
0.65 
0.84 
0.82 
0.83 
0.86 
0.825 
0.83 
0.795 
0.525 
0.53 
0. .52 
0.535 
0.545 
0.545 
0.53 
0.55 
0.56 
0.545 
0.56 
0.565 
0.57 
0.55 
Q2 
Q3 
Q4 
Q5 
Q6 
Q7 j 0.38 1 0.45 I 0.475 
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100.0 
10.0 
- < 
E 4 1.0 
W - 
0 .  I 
0.01 
0.3 
VCB = 1 v 
vBE (VOLTS) 
3C03597 
Figure 1. Base-emitter Voltage-current Characteristics for Silicon 
Transistor Q1 on SNX1304 
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BN BN BN 
I = l m A  7 m A  30mA unit 
C 
BN BN BN 
I C = l m A  7 m A  30mA 
PN 
I = l m A  
204 
119 
212 
147 
141 
133 
C 
BN 
7 m A  
222 
108 
2 50 
156 
150 
142 
Q1 118 118 79 152 159 114 
36 
133 
75 
70 
80 
105 
44 
133 
80 
78 
77 
93 
35 
86 
58 
55 
54 
75 
60 
173 
100 
91 
102 
143 
Table II. Forward Current Gain Characteristics fo r  Transistors 
on the SNX1304 
T = -20°C I 2 5°C 
7%- 
30 mA 
162 
102 
178 
119 
113 
106 
158 
57 
12 6 
81 
77 
76 
109 
70 
175 
109 
103 
103 
152 
Q2 
Q3 
Q4 
Q5 
Q6 
Q7 
VCE = 2 v 
Table ID. Resistance at Several Temperatures for  Diffused 
istors in the SNX 1304 Rf 
Emitter Type Base Type Collector T: Pe 
100°C Unit 
T =  
-2 0°C 
100°C 2 5°C 100°C 
4.98 K 
5.04 K 
5.62 K 
-20°C 2 5°C 
4.50 K 
4.52 K 
4.96 K 
-2 0°C 
4.36 K 
4.34 K 
4.80 K 
2 5°C 
18.0 
16.6 
17.4 
16.9 
17.3 
17.1 
16.8 
16.7 
26.4 
24.5 
26.1 
25.1 
25.6 
25.9 
24.7 
O A  0 
r 5 I . V  
A1 
A2 
A3 
A4 
A5 
A6 
A7 
A8 
B1 
B2 
B3 
B4 
B5 
B6 
B7 
38 
19 ..9 
18.7 
19.5 
19.1 
19.4 
19.4 
18.7 
19.1 
30.5 
28.2 
29.8 
28.7 
29.3 
29.2 
28.1 
28.4 
12.7 K 
14.2 K 
13.0 K 
16.6 K 
18.5 K 
16.9 K 
24.6 K 
27.8 K 
25.3 K 
16.4 
15.3 
16.0 
15.6 
15.9 
15.9 
15.6 
15.7 
24.5 
22.5 
24.0 
23.0 
23.5 
23.6 
22.6 
0 9  0 
au. 
Values in Ohms 
6 
Report No. 03-66-8 7 
Unit 
No. 
The forward current gains of several high gain phototransistors used in a previous 
type of emitter diode-Si phototransistor pair were measured a t  several temperatures. 
Data is given in Table IV. 
B N  at 
IC = 1 mA 
The forward voltage-current characteristics of the planar diffused GaAs emitter 
diodes in several SNX1304 devices a t  -20, 2 5 ,  and 100°C are  given in Table V. 
Table IV. Forward Current Gains 
of Phot otran si sto r s 
i 2 3 417 400 2 00 52 7 
500 
2 63 
769 
769 
385 
49 5 
46 7 
296 
48 8 
465 
32 0 
-2 0 
-2 0 
-2 0 
64 1 
618 
368 
894 
8 62 
513 
62 5 
599 
396 
82 0 
78 7 
549 
2 5  
2 5  
2 5  
100  
100 
100 
VCE = 6 V 
7 
I -- IS 
1 
8 
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B. DRIVER CIRCUIT DESIGN 
A number of circuits were examined for use a s  the driver, according to electrical 
characteristics described in JPL specification XOY - 50469 - DSN - C and listed in 
Table VI .  Using calculations and breadboard measurements , one circuit was found 
acceptable with regard to the emitting diode current in the off and on conditions for all 
input and supply voltage values. The circuit selected for the driver is shown in Figure 
2.  Reasonable voltage tolerances for the &odes and transistors at T = -20°C , 25"C, 
and 100°C, from measurements on the SNXl304 , a r e  shown. 
Following is a discussion of the driver circuit design using integrated circuit cri- 
teria. At -2O"C, current in the on-condition is maximum since the diffused resistors 
have their smallest values at this temperature. This also results in a maximum power 
dissipation at  -20°C. For the specified maximum dissipation value of 200 mW and 
maximum supply voltage of 4.5V, the maximum design current is 44.4 mA. To main- 
tain a small collector-emitter saturation voltage for this relatively large current , Q2 
is designed to have four times the area of Q1. 
For physical size considerations on the integrated bars ,  resistor values at 25°C 
between about 1 0  S2 and 200 52 will be produced with an emitter-type diffusion, to 5 kS2 
with a base diffusion, and 5 kS2 to 30 ks2 with a collector diffusion. 
Referring to Figure 2 ,  current for  the GaAs diode, D2 , is largely controlled by 
the value of R3. Examination of the effect of R3 on IR3 gives a good measure of the 
available I 
ances in Figure 2 , and the rated supply voltage of 4.0 f 0.5V, values for the relative 
change in R3 with temperature are needed. It will be shown that R3 requires an emitter 
diffusion. Considering a fixed contact resistance of 4.2 ohms for the emitter diffrrsed 
resistors,  a s  previously described, the increase in resistance from -20°C to 25°C was 
a factor of 1.10 for all 16 resistors measured (within measuring accuracy). Similarly, 
f rom -20°C to lOO"C, all resistances increased by a factor of 1.29. 
and is easily determined using the values in Figure 2. Besides the toler- 
P2 
Y 
The calculated relation of Im (at -20") to R3 (at 25°C) is given in Figure 3. The 
cases  of both maximum and minimum available V for the tolerance range a re  shown. 
These curves describe the effectiveness of setting R3 at 25°C to control the current 
range. In Figure 4,  IR3 (-20°C) is given a s  a function of IR3 (100°C) , obtained by simi- 
lar calculations. For IR3 (l0OOC) , Vc 
current conditions. Thus, Figure 4 re ates the maximum and minimum values of I 
R3 
= 3.5 V is used for describing the minimum 
R3' 
!? 
For power dissipation considerations, ID2 (-20°C) 44.4 mA; and thus, approx- 
imately I (-20°C) S42 mA. Considering the requirements for the phototransistor 
in a followng section, an appropriate minimum I (100°C) 2 22 mA, o r  IR3 (100°C) 
2 2 1  mA. Values from Figure 4 a r e  transposed to Figure 3 to indicate the operating 
area for these conditions, We see that 25°C values of 78 5 R3 -s 85 S2 a re  satisfactory 
R3 
D2 
9 
Report NO. 03-66-87 
rn 
0 ." c,
*; 
a, 
c, 
0 
cd 
c 
V 
2 
z 
'C 
I4 
c, 
0 
a, 
w 
a 
0 a 
0 
k 
pc 
d 
% 
e 
a, 
d 
5 
I3 
3 3  
E E  
o w  0 0  
W d O ~ O  
. .  . .  
I n 1  
rl 0 0 
0 4  
0 
@a 
0 
m o  
I1 II II I 1  II E E 
3 
SZ 
a, a 
10 
Report No. 03-66-87 
I SCOS599 
4 . 5  v 
T =  
VIN 
0.71  v- 0 .77V-  
0.75 V O * "  -2mA 
A T 0 . 2  mA 
0 . 0 8  v I .30 v- 
-  
-20% 
1 . 4 5  v 
4 .5  v 
T = 25OC ? 
I I I 
V I N  
1.. # R l  #R2 
D1 
D2F*22 
. 3 . 5 v  
T" 
AT 0.08  mA 
-1.32 v 
1oooc 
-1 -20  v 
Figure 2 .  Basic Driver Circuit and Tolerances 
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50 
n < 
E 
40 
m 
p: - 
30 
ENCLOSED AREA FOR 
lR3 (-20°C) f A 2  mA(VCC = 4.5 V) 
ioooc) ~ 2 1  mA 
I I I 
7 0  80  90 100 60 
R 3  (52) 
SCO 3600 
Figure 3 .  IR3 for T = -20°C versus R3 for  T = 25°C 
60 
u 
0 
0 
N 
I 
II 
I- A 0  
4 
E 
h 
v 
m 
K - 
30 
10 20 30 40 
n - 
l R 3  (M). T = lOO'C, Vcc 3 . 5  V 
SCO 3608 
Figure 4. Maximum IR3 (T = 20°C,  Vcc = 4.5V) versus 
Minimum I R3 (T = 100°C, Vcc = 3.5V) 
1 2  
1 
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. . 
for the full voltage tolerance ranges indicated in Figure 2 . This is a quite reasonable 
range. To accomodate the expected + 15% variation in emitter resistivity, the design 
value should be 98 Q and the value may be a s  great a s  113 Q. Three taps will be required 
on the resistor to set R3 to within the calculated range. It is planned that the metalliza- 
tion mask will be designed after measuring the resistors,  so that individual tapping 
during fabrication is not required, simplifing the processing considerably. For this 
to be effective , resistor values should vary within a narrow range , which is the case 
for a single diffusion run. Metallization design after testing has become a standard 
procedure in integrated circuits for the design of complex arrays,  and this should pre- 
sent no additional problems for the driver circuit. 
This technique of adjusting metallization to set the resistance of R3 within a narrow 
range can also be used for the other resistors. For example, two taps on the collector- 
diffused resistor can reduce the production tolerance of * 30% to a maximum of f 15% 
for R1. Similarly, two taps on a base-diffused resistor reduces the expected * 15% 
production variation to about * 8% for R2. 
With the resistance tolerances discussed above, the design of the driver circuit 
= 2 mA at -2O"C, R 2 1.13 k; using the 
1.32 k. In this 
44.0 mA) for  the range of tolerances. For  
can be completed. Using a maximum I 
maximum Vm from Mgure 2 and for  a T 8 %  tolerance, 1.13 l? 5 % 
case, 1.53 mA S I m  5 2.0 mA (and ID2 
total paver in the off-condition at less  than 1 mW at -20°C with Vcc = 4.5 V, 1~~ 
s 0.222 mA and R 2 17.1 k, For the f 15% tolerance, 17.1 k S R1 ~ 2 2 . 6  k. For 
the on-condition a i T = -20°C and VCC = 4.5 V, IB(Q~)  2 0.060 mA for which IC( Q1) 
then AI(Q~) s 27.4. 
1.83 mA and current gain A 1 ( ~ 1 )  s 30.5. Since IC(Q1) 2 1.53 mA and IC(Q2) 5 42 mA, 
This design assumes that both transistors remain in satmition. For the integrated 
circuit transistors described previously for  T = -20°C , one had an(unsaturated) HFE w 36 , 
and fo r  all  others HFE 2 75. Lower HFE transistors in the saturated circuit will tend to 
have a (compensating) greater collector-emitter voltage. Even if Q1 is not in saturation, 
a safety margin is designed for Q2 (with AI(Q2) 5 2 7.4) so that Q2 will remain in saturation. 
Because the Photon-Coupled Isolation Switch will be exposed to radiation, it would 
be well to allow fo r  increased transistor leakage by incorporating a resistor from the 
base of Q2 to ground. A value at -20°C 2 11.7 k would allow a shunt current of up to 
0.2 mA. Using a collector-diffused resistor for this high resistance value , the design 
value (at -20°C) should be 15.1 k wi th  a * 30% tolerance. This should reduce IB Q2) by 
no more than lo%,  increasing the required maximum current gain for Q2 to 30. 4 . 
The conditions for T = 100°C must be considered. An examination of Figures 3 
and 4 indicates that , for  the design range , 2 1  mA 2 I 
creasing temperature from -20°C to lOO"C, the base Mfused resistor R2 increases by 
a factor of 1.16 , and 1.31 k 5 R2 
( 100°C) 5 24.3 mA. With in- 
1.53 k. Similarly, collector-diffused R1 and R4 
R3 
13 
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(shunt-resistor) increase by a factor of 1.65. Therefore , 33.3 k s R1 * 44 k and 
22.6 k SR4 s 38 k. Using the tolerances in Figure 2 for  the on-condition, I 
0.046 mA for which Ichgl) s 1.8 0 mA and 
0.047 mA IR4 s 0.08 mA. Then, 12 * 
tion at 100°C. 
B(QV ' * 39. For the shunt current at 100°C , 
* 14. Also, ID2 2 22 mA, Since 
current gain approximately doubles from lOO"C, no problem exists for  satum- 
For circuit design at 25"C, R1 and R4 increase by a factor of 1.30 from the -20°C 
values, and R2 increases by a factor of 1.04. The complete driver circuit (with one in- 
put) for T = 25OC is shown in Figure 5. . 
The preceeding analysis was repeated for  Vcc = 4.5 V f 0.5 V to examine the 
effect on the minimum value for Im at T = 100°C. In the analysis, the same maximum 
power dissipation in  the on-condition (200 mW) was used. Also assumed were that the 
percentage acceptable range for R3 was the same a s  for the preceeding analysis. Be- 
cause they have very little effect on the result, the same values for R1, R2,  and R4 
were also used. The result was  that ID2 (100°C) 2 20.1 mA. This compares with the 
previous minimum value of 22.5 mA with Vcc = 4.0 V f 0.5 V. The latter figure, 
22.5 mA, is more desirable, since a smaller minimum current gain for the phototransis- 
tor is required. 
3.5 v--4.5 v 
P 
R 3  
78-85 
VIN 
f15 P E R C E N T  I s a s k  k 4 3 -  
S C O S 6 0  I 
Figure 5. Complete Driver Circuit (One Input) 
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A first order layout of the driver circuit components and metallization on an inte- 
grated circuit bar in a 14 lead l/S'l x 1/411 package is shown in Figure 6. Ten input 
diodes a re  shown, One of the inputs has an optional connection to the common point of 
the input diodes, o r  to the anode of the light emitter diode. 
C. PHOTON- COUPLED PAIR DESIGN 
1. structure 
The technique to be used for bonding the GaAs photon emitting diode and Si 
phototransistor is illustrated in Figure 7. A SeSAs glass, on melting, wets both the 
GaAs and Si surfaces. The glass acts a s  both a non-conductive cement and a good opti- 
cal coupling medium. The requirements for the glass are a s  follows: 
Provides a good mechanical adhesion to GaAs and Si 
Relatively transparent for  0.9 mp photons d GaAs 
Good thermal expansion match to GaAs and Si 
Bonding temperature compatible with fabrication and reliability 
High refractive index (- 2 .5 )  
Effects observed for other types of glasses, such a s  cracking at  lower temperatures 
and softening at  higher temperatures, should be minimal with the SeSAs glass for the 
temperature range of -20°C to 100°C. For added structural rigidity in the SNXl304, 
a small amount of an epoxy compound is applied across the glass bond. 
the base, emitter, collector probe point, and the contact metallization are indicated. 
A 22 mil diameter window is used in the base area for a good refractive index match 
to the coupling glass. The GaAs diode is the same as  that presently used in the 
SNX1304. 
The layout for the phototransistor is shown in Figure 8. Diffused areas for  
2 .  Phototransistor Design 
Both the efficiency of the GaAs emitter diode (D2) and the diode bias current 
decrease with increasing temperature. The result is that the critical temperature for 
the current gain of the phototransistor is 100°C. 
From previous data, the increase in the current gain, HFE , from 25°C to 
100°C for the small area transistors on the SNX1304 bar  (at 1 mA collector current) was 
an average factor of 1 . 5 .  From the previous tests on the high gain, large area transis- 
to rs  in the GaAs emitter diode-Si phototransistor pairs, the average increase of HFE 
was about 1 . 4 0 .  For the present phototransistor, then, a factor of 1.4  is reasonable. 
15 
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ctE 
INPUT 1) 
INPUT 2)L 
INPUT 3r 
X I N P U T  IO 
1 INPUT 9 
2 INPUT 8 
-( INPUT7 
-1 INPUT 6 
INPUT 4 INPUT 5 
, 
Figure 6 .  Isolation Switch Layout 
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t 
7 P H O T O N  EMITTING DIODE 
SUBSTRATE 
SI PHOTOTRANSI STOR 
, 
SCO 3 596 
Figure 7 .  Cross-section of GaAs Switch 
From past experience , an equivalent base current of the phototransistor 
ranging from 20 to 40 pA is obtained at T = 100°C for a nominal ID2 = 22 mA. Allowing 
for a 20% overdrive in  base current and for  aging o r  other effects, a 5% decrease in  
the output fo r  D2 and a 15% fall in the phototransistor current gain, we obtain at a col- 
lector current of 10  mA at 25°C for minimum efficiency diodes 
10 mAx 1.15 w 540 H F E ( M ~ ~ )  w 2.0 pA x 0.95 x 0.8 x 1.4 
Similarly, HFE 
tive is HFE = 5bO.?his should result in devices having HFE ranging between about 200 to 
700; individual wafers can be probed for selection within a narrower range. This repre- 
sents a reasonable compromise between HFE and the range for R3. 
A: 270 for  maximum efficiency diodes. The nominal design objec- 
17 
S C 0 3 6 0 7  
mils  
6 0  
( 
COLLECTOR 
PROBE 
AREA 
BASE OXIDE 
WINDOW 
0 40 mils 
~~ ~ ~ 
Figure 8. Phototransistor Layout 
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The approximate expression 
. where 
= the collector-base breakdown voltage BVCBO 
= the collector-emitter breakdown voltage BVCEO 
4 
and data from J. Shields 
of collector impurity concentration and BVCEO shown in Figure 9. 
were used to obtain the graph of current gain as a function 
The transistor series resistance, RC, is given by 
V C  R =- 
*E 
where 
p = the collector resistivity C 
t = collector thickness C 
A = the emitter area. 
E 
Using the emitter diameter of 10 mils and a 0.7 mil thick collector region, the resis- 
tance for p c  = 1 0  R cm (Nc w 5 x 1014 ~ m ' ~ )  is about 18 ohms. This corresponds to  
a maximum collector-emitter saturation voltage of 0.18 volt at 25°C. The collector 
resistivity is approximately double its value at  100°C, f o r  which the saturation voltage 
has its greatest value of 0.36 volt, compared to the specification of 0.6 volt. The 
shaded area in Figure 9 encloses ranges of the H F E  between 400 and 800, transistor 
series resistance below 18 ohms and BVCEO greater than 45 volts (35 V specification). 
This represents the transistor design area.  The indicated collector concentration is 
5 x 1014 to 1 x cm'3 (5 to 10  ohm-cm). 
The design criteria for  the transistor capacitances are discussed in the 
following section. 
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lo00 
w 
LL 
I 
100 
1014 4 x 1015 
SC03606 
Figure 9 .  Phototransistor Current Gain a s  a Function of Collector Impurity 
Concentration and C ollec tor-emi tte r Breakdown Voltage 
, 
L 
3 .  Noise Transmissibility 
In the off-condition, one requirement for the photon-coupled isolation switch 
is the insensitivity of the voltage at the collector of the phototransistor to noise pulses 
at the emitter. In order to establish an appropriate equivalent circuit for the photo- 
transistor under these conditions , the collector transient voltages of a number of tran- 
sistors were measured, using the circuit in Figure 10. 
If no transistor action were involved, the expected transistor equivalent 
circuit would consist simply of the collector-base and emitter-base p-n junction ca- 
pacitances (CCB and CEB, respectively). Table VI1 lists the measured C c B  (at 20 
volts reverse bias) , CEB (at  zero bias),  and H F E  (at IC = 10  mA, VCE = 5 V) for  
several transistors. Also indicated a re  the measured collector peak transient voltages, 
vc .  Practically identical values of vc were obtained for positive and negative pulses 
at the emitter. 
I 
rl 
Measured v for  an open-jig and for a 10 pF capacitor inserted between the C 
collector and emitter terminals of the jig a re  also indicated in Table VII. The latter were 
useci in determining the jig parasitic capacitances. The equivalent circuit used in cal- 
culating vc is shown in Figure 11. In the Figure, C1 is a jig capacitance and C2 
2 0  
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b 
8 
P +20v 
QsCl LLOSCOPE 
TLKTRONIX MODEL 581 
WITH TYPE L PLUG-IN 
AND (RATED) - 7  PF PROBE 
TRANS1 STOR 
UNDER 
TEST 
SC03603 
Figure 10. Circuit for Measuring Noise Transmissibility 
combines jig shunt capacitance and oscilloscope probe capacitance. These a re  given 
by the simultaneous equations 
where 
V C(0) = v  P ( c lcl + c2 ) 
V 
V = the collector peak transient voltage for an open jig socket 
= the transient with the 10 pF capacitor in the jig 
= the 5 V pulse input 
C( 0) 
C(10 PF) 
V 
v P 
at the emitter. Using the measured values, we obtain, on substitution into Equations 
(5) and (6),  C1 = 1.2 pF and C2 = 16.8 pF. 
2 1  
Transistor 
2N656(1) 
2 N656(2) 
2N1507(1) 
2N1507(2) 
2N1507(3) 
2N1711 
2N3420 (1) 
2N3420 (2) 
PCT No. 13  
OPEN 
10 pF 
Table VII. 
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Data for Noise Transmissibility Study 
v = o  
CEB 
(PF) 
125.0 
94.0 
64.2 
62.0 
53.7 
62.1 
860.0 
886.0 
7.2 
v = 2 0 v  
‘CB 
(PF) 
28.0 
35.0 
12.5 
14.5 
1 2 . 1  
12.8 
92.0 
87.5 
8.0 
~ 
26 
18 
116 
167 
238 
141 
47 
46 
308 
Meas 
VC 
(V) 
2.8 
3.0 
2.2 
2.2 
2 .1  
2.15 
4.2 
4.2 
1 . 2  
0.33 
2.0 
C alc 
VC 
(VI 
3.0 7 
3.2 
v 
2.2 
2.3 
2.1 
4.2 
4.2 
1.2 
A general formula for  calculating the peak transient voltage for  a transistor, 
derived from Figure 11, is 
+ c  c J 
CB EB - 
vc - (elf ‘2)(CCB + ‘EB) + c  CB c EB 
Calculated values of vc for  each transistor are given in Table VII. In Figure 12, 
measured vc is plotted against calculated vc. The good agreement indicates the 
equitalent circuit used is adequate; therefore, only the junction and circuit capaci- 
tances are involved in noise transmissibility. 
i 
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1 
i 
0 COLLECTOR 
BASE 
1 
1' 
EMITTER 4 
Vp PULSE INPUT 
P 
S C 0 3 6 0 4  
A 0 PULBL 
OUTPUT 
"C 
Figure 11. Equivalent Circuit Used in Calculating v 
C 
A test of the effect of the capacitance between the GaAs emitting diode 
and the phototransistor was made using PCT No. 13, a high gain, low capacitance 
phototransistor. For this transistor, additional capacitances up to 30 pF were 
connected into the circuit betwe en the transistor base and ground. Effects of transistor 
sction were not observed for either positive o r  negative pulses. Stray capacitances 
in the photon-coupled isolation switch to the base should be only about 1 pF, based 
on measurements on the SNX1304. 
Using a collector potential of 20 volts (for which noise transmissibility is 
measured), the collector region depletes about 0.20 mils for  a collector resistivity 
(Pc) of 5 ohm-cm and about 0.28 mils for  10 ohm-cm at 25°C. The collector-base 
junction area in Figure 8 is about 630 mil2. The base capacitance CB is given by 
2 
-7 8.4 pF €0' (630 mil ) CB = 0.20 mil 
where 
c c = the permitivity of silicon. 
0 
23 
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/ i 2 N t 0 7  
2N1711 
/ 
/ I I I I 
0 1 2 3 4 5 
V c  (CALCULATED) 
SC03605 
Figure 12. Comparison of Measured and Calculated Noise Transmissibility 
Substituting this value into Equation (7), and using C2 = 10 pF for  the oscilloscope 
capacitance and C1 = 0 to neglect s t ray capacitances, the emitter-base junction 
capacitance may be as great as 32.3 pF without exceeding the specified maximum 
noise transmissibility of 2 volts. This capacitance is determined largely by the 
base concentration below the emitter region. 
D. RADIATION TESTS 
Measurements were made on numerous devices submitted for proton radiation. 
The devices included is discrete GaAs ilght emitting diodes (5 each of types PEX1004, 
PEX1201, and TIXLOB), 3 GaAs diode-Si phototransistor pair (type PEX4001), and 5 
24 
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diode-transistor integrated circuit logic gates (type SNXl503). The devices were 
numbered as follows: 
Unit  Nos, 
1- 3 
4- 8 
9-13 
14-18 
19-23 
The proton radiation consisted of the following: 
Unit Nos 
1, 5, 8, 10, 11, 
14, 18, 19, 20. 
2, 4, 12, 17, 21. 
3, 6, 9, 15, 22. 
7, 13, 16, 23. 
Type 
GaAs-Si Pair 
PEX1004 
PEXl2Ol 
TIXLO2 
SNX1503 
Radiation Dosage 
1 .2  x 1010 protons/cm2 
at 30 MeV. 
1.1 x 1010 protons/cm2 
at 60 MeV. 
1.1 x 1010 protons/cm2 
at 100 MeV. 
1.6 x 101O protons/cm2 
at 140 MeV. 
Table VI11 describes the data for the GaAs emitters, which consist of light output 
data, forward voltage, and reverse breakdown voltage. In each case little o r  no change 
occurred. 
In Table IX, , data for the emitter-detector pairs include transistor current 
gains and overall current gains for several collector currents and saturation voltages, 
Small decreases in the transistor current gains a re  indicated only for the lower cur- 
rent. Transistor saturation voltage data unfortunately included 2 pre- radiation values 
which were in e r r o r  and were excluded. The one other set of saturation data (for 
Unit No. 1) are  in close agreement. 
Data in Table X for SNX1503 logic gates indicate practically identical results 
before and after radiation. 
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Device 
19 
20 
2 1  
22 
23 
Table X . 
Input 
Lead 
9 
10 
12 
13 
9 
10 
1 2  
13 
9 
10 
12 
13 
9 
10 
1 2  
13 
9 
10 
12 
13  
Characteristics of Diode-transistor Logic Gates-type 
SNX1503, Before and After Proton Radiation 
-- 
Output 
Lead 
8 
8 
11 
11 
8 
8 
11 
11 
8 
8 
11 
11 
8 
8 
11 
11 
8 
8 
11 
11 
Pre- radiation 
1.22 
1.21 
1.21 
1.21 
1.22 
1.22 
1.21 
1.22 
1.24 
1.24 
1.24 
1.24 
1.22 
1.22 
1.23 
1.23 
1.21 
1.20 
1.21 
1.21 
v2 
(V) 
1.58 
1.59 
1.59 
1.59 
1.59 
1.60 
1.59 
1.59 
1.61 
1.60 
1.63 
1.62 
1.60 
1.60 
1.60 
1.60 
1.60 
1.61 
1.76 
1.74 
0.054 
0.054 
0.056 
0.056 
0.066 
0.066 
0.071 
0.071 
0.070 
0.070 
0.069 
0.069 
0.063 
0.063 
0.074 
0.074 
0.057 
0.057 
0.055 
0.055 
Post- radiation 
1.18 
1.18 
1.20 
1.20 
1.21 
1.20 
1.20 
1.21 
1.22 
1.22 
1.22 
1.22 
1.21 
1.21 
1.22 
1.22 
1.21 
1.24 
1.20 
1.20 
v2 
(V) 
1.60 
1.59 
1.60 
1.60 
1.61 
1.61 
1.60 
1.60 
1.62 
1.61 
1.62 
1.62 
1.60 
1.60 
1.60 
1.60 
1.60 
1.60 
1.61 
1.62 
v3 
(V) 
T . 
0.052 
0.052 
0.055 
0.055 
0.066 
0.065 
0.069 
0.069 
! 
0.070 
0.070 
0.066 
0.066 
0.060 
0.060 
0.071 
0.071 
0.055 
0.054 
0.052 
0.052 
vcc = 4.75 v V2 - Input turn-on 
threshold , output 
= v3 = 0.002 v 
above full-on 
output 
v1 - Input turn-off 
th re sho Id, output 
= 4.70 V. 
In conclusion, no significant changes in the important device parameters a r e  
indicated for  proton radiation. 
fl 
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SECTION 111 
CONCLUSIONS AND RECOMMENDATIONS 
The design and breadboarding of the driver circuit has been completed. 
The Si phototransistor has also been designed, and diffusion masks should be 
available early in the second quarter, As soon as satisfactory phototransistors are 
produced, GaAs photon emitting diode-Si phototransistor pair will be fabricated and 
submitted. 
Data on discrete GaAs emitting diodes, photon coupled pair, and integrated cir- 
cuit logic gates indicate no significant degradation of performance by proton radiation. 
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